

Single-Thread Processor

machine cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40					
PC	A	B	C	D	E	E	E	E	F	F	F	F	F	F	F	F	F	F	F	G	G	G	G	G	G	G	G	G	G	G	G	G	G	G	G	G	G								
FETCH	A	B	C	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	E	E	E	E	E	E	E	F	F	F	F	F	F	F	F	F	F	F								
DECODE	A	B	C	C	C	C	C	C	C	D	D	D	D	D	D	D	D	D	D	E	E	E	E	E	E	E	F	F	F	F	F	F	F	F	F	F	F								
OPERAND	A	B	B	B	B	B	B	B	C	C	C	C	C	C	C	C	C	C	D	D	D	D	D	D	D	E	E	E	E	E	E	E	E	E	E	E									
EXECUTE																																													
ADDRESS																																													
MEM																																													
MEM																																													
MEM																																													
WRITEBACK																																													
memory in use																																													

Figure 1a

Single-Thread Processor with Data Cache

machine cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40						
PC	A	B	C	D	E	E	F	F	G	G	H	H	I	I	I	J	J	K	K	L	L	M	M	M	M	N	N	O	O	P	P	O	O	O	O	O	O	O								
FETCH	A	B	C	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	E	E	E	E	E	E	E	F	F	F	F	F	F	F	F	F	F	F	F								
DECODE	A	B	C	C	C	C	C	C	D	D	D	D	D	D	D	D	D	D	D	E	E	E	E	E	E	E	F	F	F	F	F	F	F	F	F	F	F	F								
OPERAND	A	B	B	B	B	B	B	B	C	C	C	C	D	D	D	D	D	D	D	E	E	E	E	E	E	E	F	F	F	F	F	F	F	F	F	F	F	F								
EXECUTE																																														
ADDRESS																																														
WRITEBACK																																														

Figure 1b




Figure 2

Four-Thread Processor

	1	2	3	4	1	2	3	4	1	2	3	4	1	2	3	4	1	2	3	4	1	2	3	4					
active thread	1	2	3	4	1	2	3	4	1	2	3	4	1	2	3	4	1	2	3	4	1	2	3	4					
PC	1A	2A	3A	4A	1B	2B	3B	4B	1C	2C	3C	4C	1D	2D	3D	4C	1D	2D	3D	4D	1E	2D	3D	4E					
FETCH	1A	2A	3A	4A	1B	2B	2B	3B	3B	4B	1C	1C	2C	2C	3C	3C	4C	4C	4C	4C	1D	1D	2D	3E					
DECODE	1A	2A	3A	4A	1B	1B	1B	2B	2B	3B	3B	4B	4B	1C	1C	2C	2C	3C	3C	4C	4C	1D	1D	2D	4E				
OPERAND	1A	2A	3A	4A	4A	4A	4A	1B	1B	2B	2B	3B	3B	4B	4B	1C	1C	2C	2C	3C	3C	4C	4C	1D	1D	2D	3D		
EXECUTE	1A	2A	3A	3A	3A	4A	4A	4A	1B	1B	2B	2B	3B	3B	4B	4B	1C	1C	2C	2C	3C	3C	4C	4C	1D	1D	2D		
ADDRESS	1A	2A	2A	3A	3A	3A	4A	4A	4A	1B	1B	2B	2B	3B	3B	4B	4B	1C	1C	2C	2C	3C	3C	4C	4C	1D	1D	2D	
MEM	1A	1A	2A	2A	2A	2A	3A	3A	3A	3A	4A	4A	4A	4A	1B	1B	1B	1B	2B	2B	3B	3B	4B	4B	1C	1C	2C	2C	3C
MEM																													
WRITEBACK																													
memory in use	1	1	1	1	2	2	2	3	3	3	4	4	4	4	1	1	1	1	2	2	3	3	3	3	3	3	3	3	


Figure 3a

Four-Thread Processor with Banked Memory

	1	2	3	4	1	2	3	4	1	2	3	4	1	2	3	4	1	2	3	4	1	2	3	4		
active thread	1	2	3	4	1	2	3	4	1	2	3	4	1	2	3	4	1	2	3	4	1	2	3	4		
PC	1A	2A	3A	4A	1B	2B	3B	4B	1C	2C	3C	4C	1D	2D	3D	4D	1E	2E	3E	4E	1F	2F	3F	4F		
FETCH	1A	2A	3A	4A	1B	1B	2B	3B	3B	4B	1C	1C	2C	3C	4C	1D	1D	2D	3D	3E	4F	1G	2G	3G	4G	
DECODE	1A	2A	3A	4A	1B	2B	2B	3B	3B	4B	1C	2C	3C	4C	1D	2D	3D	4D	1E	2E	3E	4E	1F	2F	3F	4F
OPERAND	1A	2A	3A	4A	1B	1B	1B	2B	2B	3B	3B	4B	1C	1C	2C	3C	4C	1D	1D	2D	3D	1E	2E	3E	4F	
EXECUTE	1A	2A	3A	4A	4A	1B	2B	3B	4B	1C	2C	3C	4C	1D	2D	3D	4D	1E	2E	3E	4E	1F	2F	3F	4F	
ADDRESS	1A	2A	3A	3A	4A	1B	2B	3B	4B	1C	2C	3C	4C	1D	2D	3D	4D	1E	2E	3E	4E	1F	2F	3F	4F	
MEM	1A	1A	2A	3A	4A	1B	2B	3B	4B	1C	2C	3C	4C	1D	2D	3D	4D	1E	2E	3E	4E	1F	2F	3F	4F	
MEM	1A	2A	3A	4A	1B	2B	3B	4B	1C	2C	3C	4C	1D	2D	3D	4D	1E	2E	3E	4E	1F	2F	3F	4F		
MEM																										
WRITEBACK																										
memory1 in use	1	1	1	3	3	1	1	3	3	1	1	3	3	1	1	3	3	1	1	3	3	1	1	3	3	
memory2 in use	2	2	2	4	4	2	2	4	4	2	2	4	4	2	2	4	4	2	2	4	4	2	2	4	4	

Figure 3b

Figure 4



Cycle Allocation Table




Figure 5

Figure 6

Cycle Allocation Table

commutator	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	...
	1	2	3	4	1	2	5	6	7	8	1	2	3	4	1	2	1
	15	16	1	2	3	4	1	2	5	6	7	8	9	10	11	12	13
	14	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
	13	14	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	12	13	14	1	2	3	4	5	6	7	8	9	10	11	12	13	14
	11	12	13	14	1	2	3	4	5	6	7	8	9	10	11	12	13
	10	11	12	13	14	1	2	3	4	5	6	7	8	9	10	11	12
	9	10	11	12	13	14	1	2	3	4	5	6	7	8	9	10	11
	8	9	10	11	12	13	14	1	2	3	4	5	6	7	8	9	10
	7	8	9	10	11	12	13	14	1	2	3	4	5	6	7	8	9
	6	7	8	9	10	11	12	13	14	1	2	3	4	5	6	7	8
	5	6	7	8	9	10	11	12	13	14	1	2	3	4	5	6	7
	4	5	6	7	8	9	10	11	12	13	14	1	2	3	4	5	6
	3	4	5	6	7	8	9	10	11	12	13	14	1	2	3	4	5
	2	3	4	5	6	7	8	9	10	11	12	13	14	1	2	3	4
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	1	2	3

clock cycles